library verilog;
use verilog.vl_types.all;
entity tb_cm0 is
end tb_cm0;
